

Compiler-Assisted Hardening of Embedded Software Against Interrupt Latency Side-Channel Attacks

Hans Winderix, Jan Tobias Mühlberg, Frank Piessens



Nemesis, an Interrupt Latency Side-Channel Attack

Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic									
Jo Van Bulck	Io Van Bulck Frank P		Raoul Strackx						
imec-DistriNet, KU Leuven	imec-DistriNe	t, KU Leuven	imec-DistriNet, KU Leuven						
jo.vanbulck@cs.kuleuven.be	frank.piessens@	cs.kuleuven.be	raoul.strackx@cs.kuleuven.be						
ABSTRACT		1 INTROD	UCTION						
lecent reserve the or transient execution vulnera turner presents reserved on trevelor vulnerati- turner presents reserved on trevelor vulnerati- ties of the second second second second second reserved and the second second second second second for from microarchitectural inference tanks and the second	abilities shows that anding. The promi- valed fundamental icin handling logic, icin handling logic, hy study attack sar- nechanism to leak endowed execution usufaite. At its core, neckand a security of the star of elayed until attaches the system carbin to the	Information secu- ber of ever-com systems, and rem platforms isolate holders with the in- in turn may be vu abilities. In respo- from an untruste attestation primi is on a to ensure pri- ing Base (TCB), i scccssing enclave shared platform Enclaved executi- that it has been c embedded microc- end desktop and arrival of the Sol Intel x86 process PMAs pursue, PMAs pursu	truty is excerning measurements in a work with a growing measure of embedded sense mode, marked criticality of observations and the sense that the sense of the						
CCS CONCEPTS		ory directly. Whil	le such interactions are generally well-understood						
 Security and privacy → Side-channel analysis and counter- measures; 		ory unrectify. Write such interactions are generally well-inderstood at the architectural level, including successful TCB verification ef- forts [19, 39], enclave-internal behavior may still leak through the CPU's underlying microarchitectural state. Over the past decade,							
KEYWORDS		microarchitectura	al side-channels have received considerable atten-						
Controlled-channel; microarchitecture; enclave	; SGX; Meltdown	impact only rece	nts [2, 23, 56, 80], but their disruptive real-world ntly became clear with the Meltdown [44], Snec-						
CM Reference Format: o Van Bulck, Frank Piessens, and Raoul Stracks. 201 dicrosrchitectural Timing Leaks in Rudimentary CF CS '18: 2018 ACM SIGSAC Conference on Compute iccurity, Oct. 15–19, 2018, Toronto, ON, Canada, ACM Neuron Islandi (July and Oct.) 2018/2019/2018/2019.	8. Nemesis: Studying U Interrupt Logic. In r & Communications , New York, NY, USA,	tre [40], and For to steal secrets f domain. We then community to de- behavior and to i	eshadow [71] attacks that rely on side-channels rom the microarchitectural transient execution refore argue that it is essential for the research pen its understanding in microarchitectural CPU identify potential side-channel attack vectors. In						

18 Copyright held by the owner/authority. Publication rights licensed to ACM. d SIN9 978-1085-5095-018:10...315.09 sc/doil.org/10.1145/2447754.1248822

that conventional side-channel analysis changes drastically when PMAs are targeted, for the operating system itself has become an untrusted agent. The increased attacker capabilities bring about two major consequences.

First, with an untrusted operating system, an adversary gains full control over the unprotected part of the application, and over system events such as interrupts, page faults, cache flushes, scheduling decisions, etc. These types of events introduce considerable noise in traditional cross-application, or even cross-virtual machin

Microarchitectural side-channel attack

• Exploits fetch-decode-execute logic

• Attacker measures interrupt latency

₽

- Reveals the latency trace of an execution, i.e.
 - Machine instruction count
 - Timing of individual machine instructions

╢

• Reveals which side of branch has been executed

• Leaks info about branch predicate values

Nemesis - Illustrative Example







Constant-Time Programming Policy

- An established security policy
 - To protect against timing side-channel attacks
 - $\circ~$ No secret-dependent control-flow
 - No secret-dependent memory accesses
 - No secret-dependent instruction latencies

No secret-dependent control-flow

₩

No secret-dependent branch instructions

₽

Effective protection against Nemesis

Constant-Time Programming Policy (Concerns)

- Strict rules with a status of absoluteness
- Typically **manually implemented** at the highest abstraction level (**source code**)
 - Harms readability and maintainability
 - Prevents using familiar programming constructs
 - Developer must use obscure tricks to deceive compiler (brittle)
 - No separation of concerns (harms portability)
 - Tight coupling between security policy and source code
 - **Policy must be honored by the compiler early on** (*brittle*)
 - Optimiser cannot introduce secret-dependent constructs
 - Compiler cannot introduce secret-dependent constructs when lowering abstractions
- **Performance** impact

```
CMP R12, R13
JEQ TRUE
FALSE:
ADD R12, R12 /* 1 cycle */
JMP EXIT /* 2 cycles */
TRUE:
MOV $20, R12 /* 2 cycles */
ADD R13, R13 /* 1 cycle */
```

```
/* Hardened program (balanced branch) */
CMP R12, R13 /* 1 cycle , 1 byte */
JEQ TRUE /* 2 cycles, 1 byte */
FALSE:
ADD R12, R12 /* 1 cycle , 1 byte */
JMP EXIT /* 2 cycles, 1 byte */
TRUE:
ADD R13, R13 /* 1 cycle , 1 byte */
MOV $20, R12 /* 2 cycles, 2 bytes */
```

	Time (cycles)	Size (bytes)
Balanced	6	7
Eliminated	22	22

/* Hardened program (eliminated branch) */	
CMP R12, R13 /* 1 cycle, 1 byte	
MOV R2 , R10 /* 1 cycle, 1 byte R2 is status regi	ster
RRA R10 /* 1 cycle, 1 byte	
AND \$1 , R10 /* 1 cycle, 1 byte extract Z bit	
ADD \$-1, R10 /* 1 cycle, 1 byte store TRUE mask	
MOV R10, R11 /* 1 cvcle, 1 bvte	
XOR S-1. R11 /* 1 cycle. 1 byte store FALSE mask	
MOV R12 R9 /* 1 cycle 1 byte store original va	lue
AND R10 R9 /* 1 cycle 1 byte apply TRUE mask	COC
ADD D12 D12 /* 1 cycle 1 byte actual computatio	
AND D11 D12 /* 1 cycle, 1 byte actual computatio	11
AND RII, RIZ /^ I Cycle, I byte apply FALSE mask	
BIS R13, R12 /* 1 cycle, 1 byte conditional selec	t
MOV R12, R9 /* 1 cycle, 1 byte store original va	lue
AND R11, R9 /* 1 cycle, 1 byte apply FALSE mask	
MOV \$20, R12 /* 1 cycle, 1 byte actual computatio	n
AND R11, R13 /* 1 cycle, 1 byte apply TRUE mask	
BIS R9 , R12 /* 1 cycle, 1 byte conditional selec	t
MOV R13, R9 /* 1 cycle, 1 byte store original va	lue
AND R11, R9 /* 1 cycle, 1 byte apply FALSE mask	
ADD R13, R13 /* 1 cycle, 1 byte actual computatio	n
AND R11, R13 /* 1 cycle, 1 byte apply TRUE mask	

6/11

Research Hypothesis

- The constant-time programming policy is not absolute
- Relaxing the constant-time rules can be secure (depends on leakage model)
- Relaxing the constant-time rules can produce more performant programs
- Balancing branches is an effective countermeasure against timing attacks on some low-end processors

Objectives

- Decouple security policy from source code
- Automate program hardening
- Make latency trace secret-independent
- Balance secret-dependent branches (instead of eliminating them)
- Less overhead (compared to eliminating branches)

Assumptions

Attacker model

- $\circ~$ Access to cycle-accurate clock
- $\circ~$ Ability to precisely schedule and handle interrupts
- Attacker can interrupt victim code running in another protection domain

• System model

- Interrupts are handled upon instruction retirement
- Execution environment leaks latency trace of execution
- A *dummy instruction* can be constructed for every latency class

Dummy instruction

An instruction without observable effects besides its time to execute

The Defense

A Recursive Control-Flow Graph Algorithm

• Phase 1 - Static analysis

• Taint analysis, loop analysis

• Phase 2 - Program hardening

- Balance secret-dependent branches according to their latency trace
 - ⇒ Insert dummy instructions if latencies don't match
- Three operations
 - 1. Equalise path lengths
 - 2. Compute level structure
 - 3. Equalise execution times (level-wise)

Implementation

• LLVM compiler infrastructure



- *MachineFunction* pass
- MSP430 backend

Evaluation

- Platform = openMSP430 + Sancus TEE extensions
- Benchmark suite, consisting of
 - Synthetic programs
 - Third-party programs

Experimental Results (openMSP430)

Benchmark	Vulnerable Baseline		Balancing Overhead		Elimination Overhead	
	Code size (bytes)	Exec time (cycles)	Code size	Execution time	Code size	Execution time
call	302	112	1.09x	1.05x	-	-
diamond	284	103	1.16x	1.12x	-	-
fork	264	91	1.06x	$1.05 \mathrm{x}$	-	-
ifcompound	384	372	1.06x	1.02x	-	-
ifthenloop	284	143	$1.27 \mathrm{x}$	1.19x	-	-
ifthenloopif	342	179	1.38x	$1.60 \mathrm{x}$	-	-
ifthen loop loop	308	378	$1.54 \mathrm{x}$	$1.36 \mathrm{x}$	-	-
${ m ifthen loop loop tail}$	350	387	1.63x	$1.25 \mathrm{x}$	-	-
indirect	274	97	1.18x	1.16x	-	-
loop	400	2841	1.06x	$1.02 \mathrm{x}$	-	-
multifork	290	100	1.19x	$1.09 \mathrm{x}$	-	-
triangle	266	94	1.09x	1.06x	_	
bsl	394	984	1.12x	1.20x	1.27x	1.47x
keypad	672	1119	1.28x	$1.56 \mathrm{x}$	$1.24 \mathrm{x}$	$1.81 \mathrm{x}$
kruskal	634	2460	$1.14 \mathrm{x}$	$1.08 \mathrm{x}$	$1.16 \mathrm{x}$	$1.24 \mathrm{x}$
$\mathrm{modexp2}$	702	23537	$1.05 \mathrm{x}$	$1.31 \mathrm{x}$	$1.05 \mathrm{x}$	$1.32 \mathrm{x}$
mulhi3	416	904	$1.37 \mathrm{x}$	$1.59 \mathrm{x}$	1.34x	$2.01 \mathrm{x}$
mulmod8	482	425	1.49x	$1.07 \mathrm{x}$	$1.40 \mathrm{x}$	$1.36 \mathrm{x}$
sharevalue	480	3398	1.06x	$1.04 \mathrm{x}$	$1.05 \mathrm{x}$	$1.07 \mathrm{x}$
switch16	402	115	$1.41 \mathrm{x}$	$1.09 \mathrm{x}$	$2.29 \mathrm{x}$	$4.65 \mathrm{x}$
switch8	402	115	$1.41 \mathrm{x}$	$1.09 \mathrm{x}$	$2.29 \mathrm{x}$	$4.65 \mathrm{x}$
twofish	8872	92745	1.06x	1.00x	1.02x	1.02x
Geometric Mean			1.23x	1.19x	1.35x	1.76x