



Securing Optimized Code Against Power Side Channels

Rodothea Myrsini Tsoupidi Roberto Castañeda Lozano Elena Troubitsyna
Panagiotis Papadimitratos

KTH, Royal Institute of Technology



Contents

Introduction

Background

Approach

Conclusion and Future Work



Contents

Introduction


Background

Approach

Conclusion and Future Work


Power Side-Channel (PSC) Attacks

- ▶ Exploit properties of the **machine code** of a program




Power Side-Channel (PSC) Attacks

- ▶ Exploit properties of the **machine code** of a program



Power Side-Channel (PSC) Attacks

- ▶ Exploit properties of the **machine code** of a program
- ▶ The attacker records the **power consumption** of the running program





PSC Attacks

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {  
2     u32 t = pub ⊕ key;  
3     return t;  
4 }
```

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {  
2     u32 t = pub ⊕ key;  
3     return t;  
4 }
```

0x00000000

The **power traces** depend on
program transition between
zeros and ones (exclusive OR).

PSC Attacks

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {  
2     u32 t = pub ⊕ key;  
3     return t;  
4 }
```

0x00000000
0xBAADC0DE

The **power traces** depend on program transition between zeros and ones (exclusive OR).

PSC Attacks


insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {  
2     u32 t = pub ⊕ key;  
3     return t;  
4 }
```

0x00000000

⊕ 0xBAADC0DE

0xBAADC0DE



The **power traces** depend on program transition between zeros and ones (exclusive OR).

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {                                0x00000000
2     u32 t = pub ⊕ key;                                         ⊕ 0xBAADC0DE
3     return t;
4 }
```

software secure Xor

```
1 u32 SecXor(u32 pub,
2             u32 mask,
3             u32 key) {
4     u32 mk = mask ⊕ key;
5     u32 t = mk ⊕ pub;
6     return (mask, t);
7 }
```

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {                                0x00000000
2     u32 t = pub ⊕ key;                                         ⊕ 0xBAADC0DE
3     return t;
4 }
```

software secure Xor

```
1 u32 SecXor(u32 pub,
2             u32 mask,
3             u32 key) {
4     u32 mk = mask ⊕ key;
5     u32 t = mk ⊕ pub;
6     return (mask, t);
7 }
```

binary of secure Xor


```
1 u32 SecXor(u32 pub,
2             u32 mask,
3             u32 key) {
4     reg1 ← mask;
5     reg1 ← reg1 ⊕ key;
6     reg1 ← reg1 ⊕ pub;
7     return (mask, reg1);
8 }
```

PSC Attacks

Transitions between the **old** and the **new** values in hardware registers **leak** the difference in ones and zeros (hamming distance).

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {  
2     u32 t = pub ⊕ key;  
3     return t;  
4 }
```




software secure Xor

```
1 u32 SecXor(u32 pub,  
2                 u32 mask,  
3                 u32 key) {  
4     u32 mk = mask ⊕ key;  
5     u32 t = mk ⊕ pub;  
6     return (mask, t);  
7 }
```

binary of secure Xor

```
1 u32 SecXor(u32 pub,  
2                 u32 mask,  
3                 u32 key) {  
4     reg1 ← mask;  
5     reg1 ← reg1 ⊕ key;  
6     reg1 ← reg1 ⊕ pub;  
7     return (mask, reg1);  
8 }
```



PSC Attacks

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {  
2     u32 t = pub ⊕ key;  
3     return t;  
4 }
```

0x00000000

⊕ 0xBAADC0DE

0xBAADC0DE

software secure Xor

```
1 u32 SecXor(u32 pub,  
2                 u32 mask,  
3                 u32 key) {  
4     u32 mk = mask ⊕ key;  
5     u32 t = mk ⊕ pub;  
6     return (mask, t);  
7 }
```

binary of secure Xor

```
1 u32 SecXor(u32 pub,  
2                 u32 mask,  
3                 u32 key) {  
4     reg1 ← mask;  
5     reg1 ← reg1 ⊕ key;  
6     reg1 ← reg1 ⊕ pub;  
7     return (mask, reg1);  
8 }
```

0xDEADBEEF



Transitions between the **old** and the **new** values in hardware registers **leak** the difference in ones and zeros (hamming distance).

PSC Attacks

insecure Xor

```
1 u32 Xor(u32 pub, u32 key) {  
2     u32 t = pub ⊕ key;  
3     return t;  
4 }
```

Transitions between the **old** and the **new** values in hardware registers **leak** the difference in ones and zeros (hamming distance).

0x00000000

⊕ 0xBAADC0DE

0xBAADC0DE

software secure Xor

```
1 u32 SecXor(u32 pub,  
2                 u32 mask,  
3                 u32 key) {  
4     u32 mk = mask ⊕ key;  
5     u32 t = mk ⊕ pub;  
6     return (mask, t);  
7 }
```

binary of secure Xor

```
1 u32 SecXor(u32 pub,  
2                 u32 mask,  
3                 u32 key) {  
4     reg1 ← mask;                                0xDEADBEEF  
5     reg1 ← reg1 ⊕ key;    ⊕ 0xDEADBEEF ⊕ 0xBAADC0DE  
6     reg1 ← reg1 ⊕ pub;  
7     return (mask, reg1);  
8 }
```



Transitions between the **old** and the **new** values in hardware registers **leak** the difference in ones and zeros (hamming distance).

insecure Xor

```

1 u32 Xor(u32 pub, u32 key) {
2     u32 t = pub ⊕ key;
3     return t;
4 }
```

	0x00000000
⊕	0xBAADC0DE
	0xBAADC0DE

software secure Xor

```

1 u32 SecXor(u32 pub,
2                 u32 mask,
3                 u32 key) {
4     u32 mk = mask ⊕ key;
5     u32 t = mk ⊕ pub;
6     return (mask, t);
7 }
```

binary of secure Xor

```

1 u32 SecXor(u32 pub,
2                 u32 mask,
3                 u32 key) {
4     reg1 ← mask;
5     reg1 ← reg1 ⊕ key;      0xDEADBEEF ⊕ 0xBAADC0DE
6     reg1 ← reg1 ⊕ pub;      0xBAADC0DE
7     return (mask, reg1);
8 }
```

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**
- ▶ Do not consider power side channels

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**
- ▶ Do not consider power side channels

Conventional Compilation (Wang et al.
'19)

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**
- ▶ Do not consider power side channels

Conventional Compilation (Wang et al. '19)

- ▶ **Portable** approach

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**
- ▶ Do not consider power side channels

Conventional Compilation (Wang et al. '19)

- ▶ **Portable** approach
- ▶ No focus on the performance of the code

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**
- ▶ Do not consider power side channels

Conventional Compilation (Wang et al.
'19)

Binary-Rewriting (Shelton et al. '19)

- ▶ **Portable** approach
- ▶ No focus on the performance of the code

Securing Binary Code

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**
- ▶ Do not consider power side channels

Conventional Compilation (Wang et al. '19)

Binary-Rewriting (Shelton et al. '19)

- ▶ **Portable** approach
- ▶ No focus on the performance of the code

- ▶ Not portable, adjusted to one processor

General-Purpose Compilation



- ▶ Focus on **performance**
- ▶ Generate code for **multiple targets**
- ▶ Do not consider power side channels

Conventional Compilation (Wang et al. '19)

- ▶ **Portable** approach
- ▶ No focus on the performance of the code


Binary-Rewriting (Shelton et al. '19)

- ▶ Not portable, adjusted to one processor
- ▶ Good performance but introduces overhead




Security-Aware Code Generation (SecCG)


Security-Aware Code Generation (SecCG)




Security-Aware Code Generation (SecCG)



Security-Aware Code Generation (SecCG)



Security-Aware Code Generation (SecCG)





Contents


Introduction

Background


Approach

Conclusion and Future Work

Constraint Programming (CP)




Constraint Programming (CP)



CP strengths:


Constraint Programming (CP)



CP strengths:

- ▶ Global constraints


Constraint Programming (CP)




CP strengths:

- ▶ Global constraints
- ▶ Control over search
(e.g. Gecode)

Constraint-Based Compiler Backend




Constraint-Based Compiler Backend




- ▶ Decision variables:

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand
- ▶ Constraints:

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand
- ▶ Constraints:
 - ▶ program semantics

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand
- ▶ Constraints:
 - ▶ program semantics
 - ▶ hardware description

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand
- ▶ Constraints:
 - ▶ program semantics
 - ▶ hardware description
 - ▶ compiler transformations

Constraint-Based Compiler Backend




- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand
- ▶ Constraints:
 - ▶ program semantics
 - ▶ hardware description
 - ▶ compiler transformations
- ▶ Optimization goal:

Constraint-Based Compiler Backend



- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand
- ▶ Constraints:
 - ▶ program semantics
 - ▶ hardware description
 - ▶ compiler transformations
- ▶ Optimization goal:
 - ▶ execution time (speed)

Constraint-Based Compiler Backend



- ▶ Decision variables:
 - ▶ c : the **issue cycle** for each instruction
 - ▶ m : the **processor instruction** for each instruction
 - ▶ r : the processor **register** for each operand
- ▶ Constraints:
 - ▶ program semantics
 - ▶ hardware description
 - ▶ compiler transformations
- ▶ Optimization goal:
 - ▶ execution time (speed)
 - ▶ code size (size)

Example: Exclusive OR

```
uint32 xor_mem (uint32 *pub,  
                 uint32 *mask,  
                 uint32 *key) {  
    uint32 sm, res;  
    sm = (*sec) ^ (*mask);  
    res = (*pub) ^ sm;  
    return res;  
}
```

Example: Exclusive OR

```
uint32 xor_mem (uint32 *pub,  
                 uint32 *mask,  
                 uint32 *key) {  
  
    uint32 sm, res;  
    sm = (*sec) ^ (*mask);  
    res = (*pub) ^ sm;  
    return res;  
}
```



```
1 9d001be8 <xor_mem>:  
2  lw $a1, 0($a1)  
3  lw $a2, 0($a2)  
4  xor $a1, $a1, $a2  
5  lw $a0, 0($a0)  
6  xor $v0, $a0, $a1  
7  jr $ra  
8  ...
```

Example: Exclusive OR

```
1 9d001be8 <xor_mem>:  
2   lw $a1, 0($a1)  
3   lw $a2, 0($a2)  
4   xor $a1, $a1, $a2  
5   lw $a0, 0($a0)  
6   xor $v0, $a0, $a1  
7   jr $ra  
8   ...
```

Example: Exclusive OR

```
1 9d001be8 <xor_mem>:  
2   lw $a1, 0($a1)  
3   lw $a2, 0($a2)  
4   xor $a1, $a1, $a2  
5   lw $a0, 0($a0)  
6   xor $v0, $a0, $a1  
7   jr $ra  
8   ...
```

```
1 9d001be8 <xor_mem>:  
2   lw $t1, 0($a1)  
3   lw $a2, 0($a2)  
4   xor $a1, $t1, $a2  
5   lw $a0, 0($a0)  
6   xor $v0, $a0, $a1  
7   jr $ra  
8   ...
```

Register allocation: \$a1 to \$t1

Example: Exclusive OR

```
1 9d001be8 <xor_mem>:  
2   lw $a1, 0($a1)  
3   lw $a2, 0($a2)  
4   xor $a1, $a1, $a2  
5   lw $a0, 0($a0)  
6   xor $v0, $a0, $a1  
7   jr $ra  
8   ...
```

```
1 9d001be8 <xor_mem>:  
2   lw $a2, 0($a2)  
3   lw $a1, 0($a1)  
4   xor $a1, $a1, $a2  
5   lw $a0, 0($a0)  
6   xor $v0, $a0, $a1  
7   jr $ra  
8   ...
```

Instruction **issue cycle**: Swap instructions `lw $a1, 0($a1)` with `lw $a2, 0($a2)`

Example: Exclusive OR

Allows generating **secure** solutions!

```
1 9d001be8 <xor_mem>:  
2  lw $a1, 0($a1)  
3  lw $a2, 0($a2)  
4  xor $a1, $a1, $a2  
5  lw $a0, 0($a0)  
6  xor $v0, $a0, $a1  
7  jr $ra  
8  ...
```

```
1 9d001be8 <xor_mem>:  
2  lw $a2, 0($a2)  
3  lw $a1, 0($a1)  
4  xor $a1, $a1, $a2  
5  lw $a0, 0($a0)  
6  xor $v0, $a0, $a1  
7  jr $ra  
8  ...
```



Contents


Introduction

Background


Approach

Conclusion and Future Work

Secure-by-Construction Code Optimization (SecCG)




Secure-by-Construction Code Optimization (SecCG)




- ▶ Perform **security analysis** to extract information about the program variables

Secure-by-Construction Code Optimization (SecCG)



- ▶ Perform **security analysis** to extract information about the program variables
- ▶ Extend constraint-based compiler backend with **security constraints**

Secure-by-Construction Code Optimization (SecCG)



- ▶ Perform **security analysis** to extract information about the program variables
- ▶ Extend constraint-based compiler backend with **security constraints**
- ▶ Generate the **optimal** and **secure** solution

Register-Reuse Transitional Effects


```
u32 Xor(u32 p, u32 m,  
        u32 k) {  
    u32 mk = m ⊕ k;  
    u32 rs = mk ⊕ p;  
    return rs;  
}
```

Exclusive OR in C

Register-Reuse Transitional Effects

```
u32 Xor(u32 p, u32 m,  
        u32 k) {  
    u32 mk = m ⊕ k;  
    u32 rs = mk ⊕ p;  
    return rs;  
}
```

Exclusive OR in C



Vulnerable Register Allocation

Register R1 changes value from m to $m \oplus k$,
which reveals information about k .


Register-Reuse Transitional Effects

```

u32 Xor(u32 p, u32 m,
         u32 k) {
    u32 mk = m ⊕ k;
    u32 rs = mk ⊕ p;
    return rs;
}


```

Exclusive OR in C



Vulnerable Register Allocation

R0: p, R1: m,
R2: k
 $\text{R1} = \text{R1} \oplus \text{R2}$
 $\text{R0} = \text{R0} \oplus \text{R1}$



Secure Register Allocation

R0: p, R1: m,
R2: k
 $\text{R2} = \text{R2} \oplus \text{R1}$
 $\text{R0} = \text{R0} \oplus \text{R2}$

Register R2 changes value from k to $m \oplus k$,
which does not leak secret information.



Modeling Leak-Free Code

Mitigations

- ▶ **Register** overwrite leaks



Modeling Leak-Free Code

Mitigations

- ▶ **Register** overwrite leaks

Generate Constraint Model



Modeling Leak-Free Code

Mitigations

- ▶ **Register** overwrite leaks

Generate Constraint Model

- ▶ Generate **set of pairs of variables** that should not follow each other on the same register



Modeling Leak-Free Code

Mitigations

- ▶ **Register** overwrite leaks

Generate Constraint Model

- ▶ Generate **set of pairs of variables** that should not follow each other on the same register

Proof



Modeling Leak-Free Code

Mitigations

- ▶ **Register** overwrite leaks

Generate Constraint Model

- ▶ Generate **set of pairs of variables** that should not follow each other on the same register

Proof

- ▶ The generated code does not leak secrets via **register-reuse transitions**


Memory-Bus Transitional Effects

```
u32 Xor(u32 *p, u32 *m,  
        u32 *k, u32 *r) {  
    u32 ki = *k;  
    u32 mi = *m;  
    u32 mk = mi ⊕ ki;  
    *r = mk;  
    ...  
}
```

Memory Operations in C

Memory-Bus Transitional Effects

```
u32 Xor(u32 *p, u32 *m,  
        u32 *k, u32 *r) {  
    u32 ki = *k;  
    u32 mi = *m;  
    u32 mk = mi ⊕ ki;  
    *r = mk;  
    ...  
}
```



```
R0: *p, R1: *m,  
R2: *k, R3: *r  
R2 = load R2  
R1 = load R1  
R2 = R2 ⊕ R1  
store R2  
...
```


Memory Operations in C

Vulnerable Instruction Scheduling

The first load transfers a secret value via the MEM BUS, which leaks if the initial value of MEM BUS is constant.

Memory-Bus Transitional Effects

```
u32 Xor(u32 *p, u32 *m,  
        u32 *k, u32 *r) {  
    u32 ki = *k;  
    u32 mi = *m;  
    u32 mk = mi ⊕ ki;  
    *r = mk;  
    ...  
}
```




```
R0: *p, R1: *m,  
R2: *k, R3: *r  
  
R2 = load R2  
R1 = load R1  
R2 = R2 ⊕ R1  
store R2  
...
```

Memory Operations in C


Vulnerable Instruction Scheduling

Memory-Bus Transitional Effects

```
u32 Xor(u32 *p, u32 *m,
        u32 *k, u32 *r) {
    u32 ki = *k;
    u32 mi = *m;
    u32 mk = mi ⊕ ki;
    *r = mk;
    ...
}
```



```
R0: *p, R1: *m,
R2: *k, R3: *r
R2 = load R2
R1 = load R1
R2 = R2 ⊕ R1
store R2
...
```



Memory Operations in C

Vulnerable Instruction Scheduling

Secure Instruction Scheduling

Changing the first load instruction after loading a random value removes the leaks.



Modeling Leak-Free Code

Mitigations

- ▶ **Memory-bus** overwrite leaks



Modeling Leak-Free Code

Mitigations

- ▶ **Memory-bus** overwrite leaks

Generate Constraint Model



Modeling Leak-Free Code

Mitigations

- ▶ **Memory-bus** overwrite leaks

Generate Constraint Model

- ▶ Generate **set of pairs of memory operations** that should not follow each other



Modeling Leak-Free Code

Mitigations

- ▶ **Memory-bus** overwrite leaks

Generate Constraint Model

- ▶ Generate **set of pairs of memory operations** that should not follow each other

Proof



Modeling Leak-Free Code

Mitigations

- ▶ **Memory-bus** overwrite leaks

Generate Constraint Model

- ▶ Generate **set of pairs of memory operations** that should not follow each other

Proof

- ▶ The generated code does not leak via **memory-bus overwrite transitions**



Evaluation

Experiments

- ▶ Architecture: MIPS32 and ARM Cortex M0



Evaluation

Experiments

- ▶ Architecture: MIPS32 and ARM Cortex M0
- ▶ Benchmarks: 12 masked programs in C and C++



Evaluation

Experiments

- ▶ Architecture: MIPS32 and ARM Cortex M0
- ▶ Benchmarks: 12 masked programs in C and C++
- ▶ Portfolio: Gecode v6.2, Chuffed (Geas and OR-Tools have worse performance)

Experiments

- ▶ Architecture: MIPS32 and ARM Cortex M0
- ▶ Benchmarks: 12 masked programs in C and C++
- ▶ Portfolio: Gecode v6.2, Chuffed (Geas and OR-Tools have worse performance)

Results

Experiments

- ▶ Architecture: MIPS32 and ARM Cortex M0
- ▶ Benchmarks: 12 masked programs in C and C++
- ▶ Portfolio: Gecode v6.2, Chuffed (Geas and OR-Tools have worse performance)

Results

- ▶ **Performance Overhead¹**: 13% overhead - 5% improvement

¹ compared to non-secure optimal

Experiments

- ▶ Architecture: MIPS32 and ARM Cortex M0
- ▶ Benchmarks: 12 masked programs in C and C++
- ▶ Portfolio: Gecode v6.2, Chuffed (Geas and OR-Tools have worse performance)

Results

- ▶ **Performance Overhead¹**: 13% overhead - 5% improvement
- ▶ **Performance Improvement²**: geometric-mean speedup 3.5 for ARM and 2.9 for MIPS32

¹ compared to non-secure optimal

² compared to secure non-optimal

Experiments

- ▶ Architecture: MIPS32 and ARM Cortex M0
- ▶ Benchmarks: 12 masked programs in C and C++
- ▶ Portfolio: Gecode v6.2, Chuffed (Geas and OR-Tools have worse performance)

Results

- ▶ **Performance Overhead¹**: 13% overhead - 5% improvement
- ▶ **Performance Improvement²**: geometric-mean speedup 3.5 for ARM and 2.9 for MIPS32
- ▶ **Compilation Overhead¹**: up to 50 times slowdown

¹ compared to non-secure optimal

² compared to secure non-optimal



Contents

Introduction

Background

Approach

Conclusion and Future Work



Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate



Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate
 - ▶ **Register-reuse** transitional leaks

Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate
 - ▶ **Register-reuse** transitional leaks
 - ▶ **Memory-bus** transitional leaks



Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate
 - ▶ **Register-reuse** transitional leaks
 - ▶ **Memory-bus** transitional leaks
- ▶ The code is available:
https://github.com/romits800/seccon_experiments.git



Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate
 - ▶ **Register-reuse** transitional leaks
 - ▶ **Memory-bus** transitional leaks
- ▶ The code is available:
https://github.com/romits800/seccon_experiments.git

Future Work



Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate
 - ▶ **Register-reuse** transitional leaks
 - ▶ **Memory-bus** transitional leaks
- ▶ The code is available:
https://github.com/romits800/seccon_experiments.git

Future Work

- ▶ Consider additional transitional leaks (e.g. memory overwrite)

Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate
 - ▶ **Register-reuse** transitional leaks
 - ▶ **Memory-bus** transitional leaks
- ▶ The code is available:
https://github.com/romits800/seccon_experiments.git

Future Work

- ▶ Consider additional transitional leaks (e.g. memory overwrite)
- ▶ Improve scalability of the approach by decomposition

Conclusion and Future Work

Conclusion

- ▶ Design and evaluate a combinatorial compiler approach to generate **optimized** code to mitigate
 - ▶ **Register-reuse** transitional leaks
 - ▶ **Memory-bus** transitional leaks
- ▶ The code is available:
https://github.com/romits800/seccon_experiments.git

Future Work

- ▶ Consider additional transitional leaks (e.g. memory overwrite)
- ▶ Improve scalability of the approach by decomposition
- ▶ Evaluate the generated code on hardware

Thank you!