



## Problem



Hardware Development Process


To cope with increased heterogenous on-chip parallelism, and minimize their time-to-market, most semiconductor companies *outsource* portions of the design process by purchasing 3<sup>rd</sup> party IP to include in their designs. *Outsourcing presents a security risk*: How do we know untrusted 3<sup>rd</sup> parties will not include hardware Trojans in their designs?

## Vetting Untrusted 3<sup>rd</sup> Party IP



Existing design-time Trojan detection methods suffer from *false negatives* (i.e., Trojan designs that bypass these defenses). Bombman strikes a balance in detection capabilities, *detecting a specific class of Trojans* (Ticking Timebomb Trojans, or TTTs) according to their behavior, not implementation.

## Ticking Timebomb Trojans (TTTs)





We define TTTs as Trojans with sequence counter Triggers that monotonically approach activation. Moreover, we define these counters by their behavior, namely they: **1) never repeat** and **2) never complete**. Such Triggers are implemented using three components: 1) SSC, 2) Increment Event, and 3) Increment Amount. To identify any TTT design, all we must track are SSC values!

## Bombman

1. Enumerate all SSCs in the RTL
2. Assume all SSCs are *suspicious* (False negatives are impossible!)
3. Simulate the design
4. Check if SSCs violate either TTT invariant during sim.

## Evaluation

We implant six TTTs into an AES core and analyze it with Bombman. We use a Constrained Random Verification (CRV) approach to exercise the core.



## Future Directions (Fuzzing HW Like SW)

Minimizing false positives is *manual*. We must tune test vectors to minimize false positives by causing repeated values. *Could we automate this?*

