

Spectre Attacks: Exploiting Speculative Execution

IEEE Security & Privacy (May 20, 2019)

Paul Kocher¹, Jann Horn², Anders Fogh³, Daniel Genkin⁴, Daniel Gruss⁵, Werner Haas⁶, Mike Hamburg⁷, Mortiz Lipp⁵, Stefan Mangard⁵, Thomas Prescher⁶, Michael Schwartz⁵, Yuval Yarom⁸

¹ Independent, ² Google Project Zero, ³ G DATA Advanced Analytics, ⁴ University of Pennsylvania and University of Maryland,

⁵ Graz University of Technology, ⁶ Cyberus Technology, ⁷ Rambus, Cryptography Research Division, ⁸ University of Adelaide & Data61

All trademarks are the property of their respective owners. This presentation is provided without any guarantee or warranty whatsoever.

How to boost CPU performance?

No more easy gains from low-level physics, e.g.:

- Increase clock rates
- Mostly maxed out (3.8 GHz Pentium 4 in 2004)
- Improve memory speeds

DRAM latency huge, not improving much

Industry focus on pipelining + boosting <u>average-case</u> performance, e.g.:

- Reducing memory delays \rightarrow Caches
- Working during delays \rightarrow Speculative execution

Computer architecture: *n*. The art and science of introducing new side channel vulnerabilities.



Speculative execution

Programs are expressed sequentially ... but fast CPUs leverage HW's parallelism (pipelining...) and speculation

Speculation: Start likely tasks early, then clean up errors.

Example:

```
if (x == 1) {
    abc...
} else {
    xyz...
}
```

If **x** is uncached, processor faces a long delay

CPU can guess execution path & proceed speculatively

When **x** arrives from DRAM, check if guess was correct

Correct: commit speculative work = performance gain

Wrong guess: Discard faulty work

Fault attacks

Secure programs are unsafe if executed erroneously

Example: Induce analog glitches on clock, reset, power/ground...



Almost any kind of error is exploitable

Are there any security implications from speculative execution? -- Mike Hamburg

CPU is secretly making errors on its own

≈ fault attack hardware is built-in

Faulty results are discarded, but CPUs are riddled with side/covert channels (... much simpler than combined fault+differential power analysis)

Conditional branch (Variant 1) attack

Attack scenario:

- Code runs in a trusted context
- Adversary wants to read memory and controls unsigned integer x
- Branch predictor will expect if () to be true (e.g. because prior calls had x < array1 size)

> array1 size and array2[] are not in cache

Memory & Cache Status

array1 size = 00000008

Memory at array1 base address: 8 bytes of data (value doesn't matter) [... lots of memory up to array1 base+N...] **09** F1 98 CC 90... (something secret)

<pre>array2[0*512] array2[1*512] array2[2*512] array2[3*512] array2[5*512] array2[5*512] array2[6*512] array2[7*512] array2[8*512] array2[9*512] array2[10*512] array2[11*512]</pre>		1					
<pre>array2[1*512] array2[2*512] array2[3*512] array2[4*512] array2[5*512] array2[6*512] array2[7*512] array2[7*512] array2[9*512] array2[10*512] array2[11*512] </pre> Contents don't matter only care about cache status Uncached Cached	array2[0*512]						
<pre>array2[2*512] array2[3*512] array2[4*512] array2[5*512] array2[6*512] array2[7*512] array2[8*512] array2[9*512] array2[10*512] array2[11*512]</pre>	array2[1*512]						
<pre>array2[3*512] array2[4*512] array2[5*512] array2[6*512] array2[7*512] array2[8*512] array2[9*512] array2[10*512] array2[11*512]</pre>	array2[2*512]						
<pre>array2[4*512] array2[5*512] array2[6*512] array2[7*512] array2[8*512] array2[9*512] array2[10*512] array2[11*512]</pre> Contents don't matter only care about cache status Uncached Cached	array2[3*512]						
<pre>array2[5*512] array2[6*512] array2[7*512] array2[8*512] array2[9*512] array2[10*512] array2[11*512]</pre> Contents don't matter only care about cache status Uncached Cached	array2[4*512]						
<pre>array2[6*512] array2[7*512] array2[8*512] array2[9*512] array2[10*512] array2[11*512]</pre> Contents don't matter only care about cache status Uncached Cached	array2[5*512]						
array2[7*512] array2[8*512] array2[9*512] array2[10*512] array2[11*512]	array2[6*512]	ĺ	≻ Con	tents don't r	na	otter	
array2[8*512] array2[9*512] array2[10*512] array2[11*512] •••	array2[7*512]		only	care about	са	che <i>statu</i> :	5
array2[9*512] array2[10*512] array2[11*512]	array2[8*512]			Uncached		Cached	
array2[10*512] array2[11*512] •••	array2[9*512]			oncachea		Cucificu	
array2[11*512]	array2[10*512]						
•••	array2[11*512]						
	•••	J					

Conditional branch (Variant 1) attack

if (x < array1_size) y = array2[array1[x]*512];</pre>

Attacker calls victim code with x=N (where N > 8)

- Speculative exec while waiting for array1_size
 - Predict that if() is true
 - > Read address (array1 base + x) w/ out-of-bounds x
 - Read returns secret byte = 09 (fast in cache)

Memory & Cache Status

array1_size = 00000008

Memory at array1 base address: 8 bytes of data (value doesn't matter) [... lots of memory up to array1 base+N...] 09 F1 98 CC 90... (something secret)

array2[0*512]							
array2[1*512]							
array2[2*512]							
array2[3*512]							
array2[4*512]							
array2[5*512]							
array2[6*512]	í	≻ C	on	tents don't	ma	atter	
array2[7*512]		0	nly	care about	ca	iche <i>statu</i>	S
array2[8*512]				Uncached		Cached	
array2[9*512]				01100.01100.			
array2[10*512]							
array2[11*512]							
•••							

Conditional branch (Variant 1) attack

if (x < array1_size) y = array2[array1[x]*512];</pre>

Attacker calls victim code with x=N (where N > 8)

- Speculative exec while waiting for array1_size
 - Predict that if() is true
 - > Read address (array1 base + x) w/ out-of-bounds x
 - Read returns secret byte = 09 (fast in cache)
 - Request memory at (array2 base + 09*512)
 - Brings array2 [09*512] into the cache
 - Realize if() is false: discard speculative work
- Finish operation & return to caller

Attacker times reads from array2 [i*512]

• Read for i=09 is fast (cached), revealing secret byte

Memory & Cache Status

array1_size = 00000008

Memory at array1 base address: 8 bytes of data (value doesn't matter) [... lots of memory up to array1 base+N...] 09 F1 98 CC 90... (something secret)

arr	ay2	[0*	51	2]				
arr	ay2	[1*	51	2]				
arr	ay2	[2	2*	51	2]				
arr	ay2	[3*	51	2]				
arr	ay2	[-	4*	51	2]				
arr	ay2	[.	5*	51	2]				
arr	ay2	[6*	51	2]		\succ	Con	1
arr	ay2	['	7*	51	2]			only	/
arr	ay2	[8*	51	2]				
arr	ay2	[9*	51	2]				
arr	ay2	[1	0*	51	2]				
arr	ay2	[1]	1*	51	2]				
• •	• •					J			

Contents don't matter only care about cache **status** Uncached Cached

Spectre is a messy class of vulnerabilities

Many possible variations



Many related results

- Speculative Store Bypass/Variant 4
- NetSpectre
- Foreshadow
- Spectre1.1
- Spectre-NG
- Rogue System Register Read
- Speculative Store Bypass (SSB)
- LazyFP (Lazy FPU state leak)
- ret2spec
- SpectreRSB
- + more to come

Is Spectre a bug?

Everything complies with the architecture specs

- Branch predictor is learning from history, as expected
- Speculative execution unwinds architectural state correctly
- Reads are fetching data the victim is allowed to read
- Caches are allowed to hold state
- Covert channels & side channels are well known

7	

Spectre is a symptom

Symptom of excessive architectural ambiguity

Typical architectures' guarantees are insufficient for security

E.g. no promise to keep *anything* secret from other processes? Across intra-process domains?

Consequence: software developers to rely on guesses

Hopeless for developer: even if tested on all chips today, future chips may be different

Key research topic: What should architectures guarantee? Minimum requirement: <u>Sufficient</u> for secure software Metric: likelihood final system (HW+SW) will be secure ... given realistic assumptions about SW+HW development practices Challenges: performance, power, legacy compatibility, die area...

Step 1: Tell programmers to add LFENCE instructions wherever something could go wrong (and nowhere else because LFENCE is really slow)

Step n: Blame programmer



Spectre is a symptom

History of prioritizing performance, legacy compatibility, ... over security

- Scaling issue: As complexity grows, security risks increase faster than benefits
- Balance has shifted for many applications: value of performance gains << insecurity costs
- Latency in changing mindsets: Dominant people and businesses grew up when performance > security

Need to specialize designs for **performance** vs. **security**

- Can co-exist on the same chip (analogous to ARM's big.LITTLE for power)
- Security = much less complex TCB (HW+SW), not just a different mode (like TrustZone/SGX)



12



If the surgery proves unnecessary, we'll revert your architectural state at no charge.

Q&A