# Verifiable ASICs: trustworthy hardware with untrusted components

#### Riad S. Wahby<sup>o\*</sup>, Max Howald<sup>†\*</sup>, Siddharth Garg<sup>\*</sup>, abhi shelat<sup>‡</sup>, and Michael Walfish<sup>\*</sup>

Stanford University
\*New York University
<sup>†</sup>The Cooper Union
<sup>‡</sup>The University of Virginia

May 25<sup>th</sup>, 2016



















Trusted fabrication is not a panacea:

X Only 5 countries have cutting-edge fabs on-shore

✗ Building a new fab takes \$\$\$\$\$\$, years of R&D

X An old fab could mean  $10^8 \times$  performance hit accounting for speed, chip area, and energy

Can we get trust more cheaply?

 $\begin{array}{c} \textbf{Principal} \\ \textbf{F} \rightarrow \textbf{designs} \\ \textbf{for} \ \mathcal{P}, \mathcal{V} \end{array}$ 











• Makes sense if  $\mathcal{V} + \mathcal{P}$  are cheaper than trusted F



- Makes sense if  $\mathcal{V}+\mathcal{P}$  are cheaper than trusted F
- Reasons for hope:
  - running time of  $\mathcal{V} <$  running time of F (asymptotically)
  - speed of cutting-edge fab might offset  $\ensuremath{\mathcal{P}}\xspace's$  overheads



- Makes sense if  $\mathcal{V}+\mathcal{P}$  are cheaper than trusted F
- Reasons for hope:
  - running time of  $\mathcal{V} <$  running time of F (asymptotically)
  - speed of cutting-edge fab might offset  $\ensuremath{\mathcal{P}}\xspace's$  overheads
- Challenges remain:
  - Hardware issues: energy, chip area
  - Need physically realizable circuit design
  - $\ensuremath{\mathcal{V}}$  needs to save work at plausible computation sizes

#### Zebra: a hardware design that saves costs



### A qualified success

Zebra: a hardware design that saves costs...

... sometimes.







F must be expressed as an arithmetic circuit (AC) AC satisfiable  $\iff$  F was executed correctly  $\mathcal{P}$  convinces  $\mathcal{V}$  that the AC is satisfiable



Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

e.g., Zaatar, Pinocchio, libsnark

IPs [GKR08, CMT12, VSBW13]

e.g., Muggles, CMT, Allspice



Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

- e.g., Zaatar, Pinocchio, libsnark
- + F with RAM, complex control flow
- + Little  $\mathcal{V}$ - $\mathcal{P}$  communication

IPs [GKR08, CMT12, VSBW13]

- e.g., Muggles, CMT, Allspice
- "Quasi–straight line" F
- Lots of  $\mathcal{V}$ - $\mathcal{P}$  communication



Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

- e.g., Zaatar, Pinocchio, libsnark
- + F with RAM, complex control flow
- + Little  $\mathcal{V}\text{-}\mathcal{P}$  communication

Unsuited to hardware X implementation

IPs [GKR08, CMT12, VSBW13]

- e.g., Muggles, CMT, Allspice
- "Quasi-straight line" F
- Lots of  $\mathcal{V}\text{-}\mathcal{P}$  communication



Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

- e.g., Zaatar, Pinocchio, libsnark
- + F with RAM, complex control flow
- + Little  $\mathcal{V}\text{-}\mathcal{P}$  communication

Unsuited to hardware implementation IPs [GKR08, CMT12, VSBW13]

- e.g., Muggles, CMT, Allspice
- "Quasi–straight line" F
- Lots of  $\mathcal{V}$ - $\mathcal{P}$  communication

Suited to hardware implementation

F must be expressed as a *layered* arithmetic circuit.

Note: this is an abstraction of F, *not* a physical circuit!





- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y
- 3.  $\mathcal{V}$  cross-examines  $\mathcal{P}$  about the last layer



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y
- 3.  $\mathcal{V}$  cross-examines  $\mathcal{P}$ about the last layer, ends up with claim about second-last layer



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y
- V cross-examines P about the last layer, ends up with claim about second-last layer
- 4.  $\mathcal{V}$  iterates



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y
- V cross-examines P about the last layer, ends up with claim about second-last layer
- 4.  $\mathcal{V}$  iterates



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y
- 3.  $\mathcal{V}$  cross-examines  $\mathcal{P}$ about the last layer, ends up with claim about second-last layer
- 4.  $\mathcal{V}$  iterates



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y
- V cross-examines P about the last layer, ends up with claim about second-last layer
- 4.  $\ensuremath{\mathcal{V}}$  iterates, ends up with claim about inputs



- 1.  ${\mathcal V}$  sends inputs
- 2.  $\mathcal{P}$  evaluates circuit, returns output y
- 3.  $\mathcal{V}$  cross-examines  $\mathcal{P}$ about the last layer, ends up with claim about second-last layer
- 4.  $\mathcal{V}$  iterates, ends up with claim about inputs
- 5.  $\mathcal{V}$  checks consistency with the inputs
- $\mathcal{V}$ 's work  $\approx O(\text{depth} \cdot \log \text{width})$ , so it saves work when width  $\gg \text{depth}$



#### Can we parallelize this interaction?

Can  ${\mathcal V}$  and  ${\mathcal P}$  interact about all of F's layers at once?

No.  $\mathcal{V}$  must ask questions in correct order or  $\mathcal{P}$  can cheat!


## Can we parallelize this interaction?

Can  ${\mathcal V}$  and  ${\mathcal P}$  interact about all of F's layers at once?

No.  $\mathcal{V}$  must ask questions in correct order or  $\mathcal{P}$  can cheat!

But: Zebra uses pipelining to parallelize several Fs.



 $\mathcal{V}$  questions  $\mathcal{P}$  about  $F(x_1)$ 's output layer.



 $\mathcal{V}$  questions  $\mathcal{P}$  about  $F(x_1)$ 's output layer.

Simultaneously,  $\mathcal{P}$  returns  $F(x_2)$ .



 $\mathcal{V}$  questions  $\mathcal{P}$  about  $F(x_1)$ 's next layer



 $\mathcal{V}$  questions  $\mathcal{P}$  about  $F(x_1)$ 's next layer, and  $F(x_2)$ 's output layer.



 $\mathcal{V}$  questions  $\mathcal{P}$  about  $F(x_1)$ 's next layer, and  $F(x_2)$ 's output layer.

Meanwhile,  $\mathcal{P}$  returns  $F(x_3)$ .



This process continues until the pipeline is full.



This process continues until the pipeline is full.



This process continues until the pipeline is full.

 ${\mathcal V}$  and  ${\mathcal P}$  can complete one proof in each time step.



Zebra's design approach

Extract parallelism e.g., pipelined proving Zebra's design approach

Extract parallelism e.g., pipelined proving

Exploit locality: distribute data and control e.g., no RAM: data is kept close to places it is needed e.g., *latency-insensitive* design: distributed state machine avoids bottlenecks associated with central controller Zebra's design approach

Extract parallelism e.g., pipelined proving

# Exploit locality: distribute data and control

e.g., no RAM: data is kept close to places it is needed e.g., *latency-insensitive* design: distributed state machine avoids bottlenecks associated with central controller

# Reduce, reuse, recycle

e.g., computation: save energy by adding memoization to  ${\cal P}$  e.g., hardware: save chip area by reusing the same circuits

Interaction between  $\mathcal{V}$  and  $\mathcal{P}$  requires a lot of bandwidth  $\not$   $\mathcal{V}$  and  $\mathcal{P}$  on circuit board? Too much energy, circuit area

Protocol requires input-independent precomputation [Allspice13]

# Interaction between $\mathcal{V}$ and $\mathcal{P}$ requires a lot of bandwidth $\checkmark \mathcal{V}$ and $\mathcal{P}$ on circuit board? Too much energy, circuit area $\checkmark Zebra uses 3D integration$

Protocol requires input-independent precomputation [Allspice13]

# Interaction between ${\mathcal V}$ and ${\mathcal P}$ requires a lot of bandwidth

- $\pmb{\mathsf{X}}\ \mathcal{V} \text{ and } \mathcal{P} \text{ on circuit board}?$  Too much energy, circuit area
- Zebra uses 3D integration



Protocol requires input-independent precomputation [Allspice13]
✓ Zebra amortizes precomputations over many V-P pairs



Zebra uses 3D integration



Protocol requires input-independent precomputation [Allspice13]
✓ Zebra amortizes precomputations over many V-P pairs

Several other details (see paper)

### Implementation

# Zebra's implementation includes

- a compiler that produces synthesizable Verilog for  $\ensuremath{\mathcal{P}}$
- two  $\mathcal V$  implementations
  - hardware (Verilog)
  - software (C++)
- library to generate  $\mathcal{V}$ 's precomputations
- Verilog simulator extensions to model software or hardware V's interactions with P



Baseline: direct implementation of F in same technology as  $\ensuremath{\mathcal{V}}$ 



#### Baseline: direct implementation of F in same technology as $\ensuremath{\mathcal{V}}$

Metrics: energy, chip size per throughput (see paper)



Baseline: direct implementation of F in same technology as  $\ensuremath{\mathcal{V}}$ 

Metrics: energy, chip size per throughput (see paper)

Measurements: based on circuit synthesis and simulation, published chip designs, and CMOS scaling models

Charge for V, P, communication; retrieving and decrypting precomputations; PRNG; Operator communicating with V



Baseline: direct implementation of F in same technology as  $\ensuremath{\mathcal{V}}$ 



Application #1: number theoretic transform

# NTT: a Fourier transform over $\mathbb{F}_p$

Widely used, e.g., in computer algebra

# Application #1: number theoretic transform Ratio of baseline energy to Zebra energy 3 baseline vs. Zebra (higher is better) 1 0.3 0.1 8 12 6 7 13 11 size) log

Application #2: Curve25519 point multiplication

Curve25519: a commonly-used elliptic curve

Point multiplication: primitive used for ECDH

# Application #2: Curve25519 point multiplication Ratio of baseline energy to Zebra energy 3 baseline vs. Zebra (higher is better) 0.3 0.1 170 84 340 682 1147 Parallel Curve25519 point multiplications

# A qualified success

Zebra: a hardware design that saves costs...

... sometimes.

Summary of Zebra's applicability

- 1. Must have a wide gap between cutting-edge fab for  ${\cal P}$  and trusted fab for  ${\cal V}$
- 2. Must amortize precomputations over many instances
- 3. Computation F must be very large for  ${\mathcal V}$  to save work
- 4. Computation F must be efficient as an arithmetic circuit
- 5. Computation F must have a layered, shallow, deterministic AC

# Summary of Zebra's applicability

#### Common to essentially all built proof systems

- 1. Must have a wide gap between cutting-edge fab for  ${\cal P}$  and trusted fab for  ${\cal V}$
- 2. Must amortize precomputations over many instances
- 3. Computation F must be very large for  $\mathcal{V}$  to save work
- 4. Computation F must be efficient as an arithmetic circuit
- 5. Computation F must have a layered, shallow, deterministic AC

# Summary of Zebra's applicability

#### Common to essentially all built proof systems

- 1. Must have a wide gap between cutting-edge fab for  ${\cal P}$  and trusted fab for  ${\cal V}$
- 2. Must amortize precomputations over many instances
- 3. Computation F must be very large for  ${\mathcal V}$  to save work
- 4. Computation F must be efficient as an arithmetic circuit
- 5. Computation F must have a layered, shallow, deterministic AC Applies to IPs, but not arguments

Design principle	<b>IPs</b> [GKR08, CMT12, VSBW13]	<b>Arguments</b> [GGPR13, SBVBPW13, PGHR13, BCTV14]
Extract parallelism	✓	$\checkmark$
Exploit locality	$\checkmark$	
Reduce, reuse, recycle	$\checkmark$	

Argument protocols seem friendly to hardware?

Design principle	<b>IPs</b> [GKR08, CMT12, VSBW13]	<b>Arguments</b> [GGPR13, SBVBPW13, PGHR13, BCTV14]
Extract parallelism		1
Exploit locality	$\checkmark$	×
Reduce, reuse, recycle	$\checkmark$	

Argument protocols seem unfriendly to hardware:

 $\mathcal P$  computes over entire AC at once  $\implies$  need RAM

Design principle	<b>IPs</b> [GKR08, CMT12, VSBW13]	<b>Arguments</b> [GGPR13, SBVBPW13, PGHR13, BCTV14]
Extract parallelism	1	1
Exploit locality	$\checkmark$	×
Reduce, reuse, recycle	$\checkmark$	×

Argument protocols seem unfriendly to hardware:

 $\mathcal{P}$  computes over entire AC at once  $\implies$  need RAM

 ${\cal P}$  does crypto for every gate in AC  $\implies$  special crypto circuits

Design principle	<b>IPs</b> [GKR08, CMT12, VSBW13]	<b>Arguments</b> [GGPR13, SBVBPW13, PGHR13, BCTV14]
Extract parallelism	1	1
Exploit locality	$\checkmark$	×
Reduce, reuse, recycle	$\checkmark$	×

Argument protocols seem unfriendly to hardware:

 $\mathcal{P}$  computes over entire AC at once  $\implies$  need RAM

 ${\cal P}$  does crypto for every gate in AC  $\implies$  special crypto circuits

... but we hope these issues are surmountable!

# Recap



- $+\,$  Verifiable ASICs: a new approach to building trustworthy hardware under a strong threat model
- $+\,$  First hardware design for a probabilistic proof protocol
- $+\,$  Improves performance compared to trusted baseline

# Recap



- $+\,$  Verifiable ASICs: a new approach to building trustworthy hardware under a strong threat model
- $+\,$  First hardware design for a probabilistic proof protocol
- $+\,$  Improves performance compared to trusted baseline
- Improvement compared to the baseline is modest
- Applicability is limited:

precomputations must be amortized computation needs to be "big enough" large gap between trusted and untrusted technology does not apply to all computations

# Recap



- $+\,$  Verifiable ASICs: a new approach to building trustworthy hardware under a strong threat model
- $+\,$  First hardware design for a probabilistic proof protocol
- $+\,$  Improves performance compared to trusted baseline
- Improvement compared to the baseline is modest
- Applicability is limited:

precomputations must be amortized computation needs to be "big enough" large gap between trusted and untrusted technology does not apply to all computations

### https://www.pepper-project.org/